What Is Claimed Is:

oub f	H/ 1	1. An apparatus for detecting errors on a source-synchronous bus,
	2	comprising
	3	the source-synchronous bus, wherein the source-synchronous bus includes
	4	a plurality of data lines and a clock line;
	5	a transmitting mechanism coupled to the source-synchronous bus, whereir
	6	the transmitting mechanism is configured to transmit data on the source-
	7	synchronous bus;
	8	a receiving mechanism coupled to the source-synchronous bus, wherein
	9	the receiving mechanism is configured to receive data from the source-
l)	10	synchronous bus; and
ļei Pei	11	an error detecting mechanism coupled to the receiving mechanism that is
113	12	configured to detect errors on the source-synchronous bus;
areta aleeta gerega salt. speeda gerega overga 11-sp 14 fet dessalt for the "book" to "book dessalt doork salt for dessalt doork doork bloom " (g	13	wherein the error detecting mechanism can detect errors on the plurality of
O that and have that any	14	data lines including errors that are caused by an error on the clock line.
		_
	1	The apparatus of claim 1, wherein the apparatus further comprises:
[] 	2	a grouping mechanism coupled to the transmitting mechanism that is
•	3	configured to group data bits into an error group;
	4	a detection code generating mechanism coupled to the grouping
	5	mechanism that is configured to generate a detection code for the error group; and
	6	the transmitting mechanism that is further configured to transmit the
	7	detection code on the source-synchronous bus using a clock cycle other than the

pulas

The apparatus of claim 2, wherein the detection code is a parity bit.

13

clock cycles used for transmitting data bits of the error group.

• 1 2
1
2
1
2
3

1

2

3

1

2

3

4

5

6

7

1

2

3

The apparatus of claim 2, wherein the detection code is an error correcting code.

The apparatus of claim 2, wherein the grouping mechanism is further configured to skew data bits within the error group across time.

The apparatus of claim 5, wherein skewing data bits across time includes delaying a data bit based on a position of the data bit within the error group.

- 7. The apparatus of claim 5, further comprising a gathering mechanism coupled to the receiving mechanism, wherein the gathering mechanism is configured to de-skew data bits within the error group.
- 8. A method for detecting errors on a source-synchronous bus, wherein the source-synchronous bus includes a plurality of data lines and a clock line, the method comprising:

transmitting data\from a source on the source-synchronous bus; receiving data at a destination from the source-synchronous bus; and detecting data errors at the destination, wherein detecting data errors includes detecting errors that are caused by errors on the clock line.

The method of claim 8, further comprising: grouping data bits into an error group; generating a detection code for the error group; and

	\
4	transmitting the detection code on the source-synchronous bus using a
5 .	clock cycle other than the clock cycles used for transmitting data bits of the error
6	group.
- 1	70. The method of claim 9, wherein the detection code is a parity bit.
1	11. The method of claim 9, wherein the detection code is an error
2	correcting code.
1	The method of claim 9, further comprising skewing data bits
2	within the arror group across time.
1	13. The method of claim 12, wherein skewing data bits across time
- 2	includes delaying a data bit based on a position of the data bit within the error
3	group.
1	14. The method of claim 12, further comprising de-skewing data bits
2	within the error group.
1	15. A computing system for detecting errors on a source-synchronous
2	bus, comprising:
3	the source-synchronous bus, wherein the source-synchronous bus includes
4	a plurality of data lines and a clock line;
5	a central processing unit coupled to the source-synchronous bus, wherein
6	the central processing unit is configured to transmit data on the source-
7	synchronous bus;

D/M171	> 8	a memory unit coupled to the source-synchronous bus, wherein the
V	9	memory unit is configured to receive data from the source-synchronous bus; and
	10	an error detecting mechanism coupled to the memory unit that is
	11	configured to detect errors on the source-synchronous bus;
	12	wherein the error detecting mechanism can detect errors on the plurality of
	13	data lines including errors that are caused by an error on the clock line.
		,
	1	The computing system of claim 15, wherein the computing system
:	2	further comprises:
	3	a grouping mechanism coupled to the central processing unit that is
	4	configured to group data bits into an error group;
	5	a detection code generating mechanism coupled to the grouping
ļ.i.	6	mechanism that is configured to generate a detection code for the error group; and
	7	the central processing unit that is further configured to transmit the
	8	detection code on the source-synchronous bus using a clock cycle other than the
E []	9	clock cycle used for the error group.
ij Fil		
M .k	K1 >1	The computing system of claim 16, wherein the detection code is a
	2	parity bit.
ŀ		
	1	18. The computing system of claim 16, wherein the detection code is
	2	an error correcting code.
	1	
	1	9. The computing system of claim 16, wherein the grouping
	2	mechanism is further configured to skew data bits within the error group across

Dupy!>	1
Dr.	2
•	3

1

2

3

20. The computing system of claim 19, wherein skewing data bits across time includes delaying a data bit based on a position of the data bit within the error group.

21. The computing system of claim 19, further comprising a gathering mechanism coupled to the memory unit, wherein the gathering mechanism is configured to de-skew data bits within the error group.